 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| R ST92164 BRIEF DATA 8/16-BIT MCU FOR USB HUB APPLICATIONS WITH 8K ROM, 512 RAM, 4 USB FUNCTIONS, SCI, I2C & WATCHDOG TIMER, s s s s s s s s s s s s s s s s USB interface compliant with USB specifications version 1.0 having the following capabilities: - USB HUB with 4 downstream ports supporting power management (ganged or per-port power switching and overcurrent detection) including suspend and resume for bus-powered applications. - USB Embedded Functions having up to 4 internal functions (including 1 for HUB) sharing a maximum of 8 fully configurable endpoints with programmable buffer sizes - On-chip USB Transceivers and 3.3 voltage regulator. Master-Slave I2C-bus serial interface up to 400kHz UART with DMA capability up to 315 Kb/s supporting IRDA 115.2 kb/s sepcifications Synchronous serial interface with DMA capabilities up to 2 MHz 7 external interrupts Watchdog timer 31 Fully programmable I/Os with 4 high current pads (10 mA @ 1 V) Programmable PLL clock generator (RCCU) using a low frequency external quartz (8 MHz). Internal Memories: 8 Kbytes ROM, 512 bytes RAM Register oriented 8/16 bit CORE with RUN, WFI, SLOW, HALT and STOP modes Rich Instruction Set with 14 Addressing Modes 0 - 24 MHz Cpu clock Operation, 4 - 5.5 Volt voltage range Minimum instruction cycle time: 167 ns (@24 MHz CPU frequency) Division-by-zero trap generation 0 oC to 70 oC temperature range 224 general purpose registers available as RAM, accumulators or index pointers (register file) PSDIP56 PQFP64 s s s 56-pin Shrink Dual In-Line plastic package or 64-pin Quad Flat Pack plastic package Low EMI design supporting single sided PCB Versatile Development Tools, including assembler, linker, C-compiler, archiver, source level debugger and hardware emulators, and Real Time Operating System Dectember 1997 This is preliminary information ona new product in development orundergoing evaluation. Details are subject to change without notice. 1/4 1 ST92164 Figure 1. ST92164 Architectural Block Diagram 8K ROM Fully Prog. I/Os P0[7:0] 512 RAM USBGND USBVCC USBDM[4:0] USBDP[4:0] DSN RWN ASN USB HUB with 8 EP With 4 Down Streams MEMORY BUS ADFully Prog. DRESS I/Os P3[7:0] Fully Prog. I/Os P5[7:0] 256 bytes Register File 8/16 bits CPU Fully Prog. I/Os P6[5:0] INT[7:0] NMI Interrupt Management ST9+ CORE UART and SYNC Interf, REGISTER BUS OSCIN OSCOUT RESET INTCLK RCCU TXCLK RXCLK SIN DCD SOUT CLKOUT CTS WDIN WDOUT WATCHDOG TIMER I2C BUS Interf. SDAI SDAO SCLI SCLO All alternate functions (Italic characters) are mapped on Port3, Port5 and Port6 2/4 |
Price & Availability of ST92164
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |